You can not select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.

46 lines
3.0 KiB

<?xml version="1.0" encoding="UTF-8" ?>
<document>
<!--The data in this file is primarily intended for consumption by Xilinx tools.
The structure and the elements are likely to change over the next few releases.
This means code written to parse this file will need to be revisited each subsequent release.-->
<application name="pn" timeStamp="Mon Apr 4 15:13:25 2022">
<section name="Project Information" visible="false">
<property name="ProjectID" value="E941F9A99C015DE46C65E7DDD8A0B687" type="project"/>
<property name="ProjectIteration" value="1" type="project"/>
<property name="ProjectFile" value="/home/daan/Documents/School/Digitale elektronica en processoren/practicum/fourBitAdder/fourBitAdder.xise" type="project"/>
<property name="ProjectCreationTimestamp" value="2022-04-04T13:53:06" type="project"/>
</section>
<section name="Project Statistics" visible="true">
<property name="PROP_Enable_Message_Filtering" value="false" type="design"/>
<property name="PROP_FitterReportFormat" value="HTML" type="process"/>
<property name="PROP_LastAppliedGoal" value="Balanced" type="design"/>
<property name="PROP_LastAppliedStrategy" value="Xilinx Default (unlocked)" type="design"/>
<property name="PROP_ManualCompileOrderImp" value="false" type="design"/>
<property name="PROP_PropSpecInProjFile" value="Store all values" type="design"/>
<property name="PROP_SelectedInstanceHierarchicalPath" value="/topFour" type="process"/>
<property name="PROP_Simulator" value="ISim (VHDL/Verilog)" type="design"/>
<property name="PROP_SynthTopFile" value="changed" type="process"/>
<property name="PROP_Top_Level_Module_Type" value="Schematic" type="design"/>
<property name="PROP_UseSmartGuide" value="false" type="design"/>
<property name="PROP_UserConstraintEditorPreference" value="Text Editor" type="process"/>
<property name="PROP_intProjectCreationTimestamp" value="2022-04-04T13:53:06" type="design"/>
<property name="PROP_intWbtProjectID" value="E941F9A99C015DE46C65E7DDD8A0B687" type="design"/>
<property name="PROP_intWbtProjectIteration" value="1" type="process"/>
<property name="PROP_intWorkingDirLocWRTProjDir" value="Same" type="design"/>
<property name="PROP_intWorkingDirUsed" value="No" type="design"/>
<property name="PROP_selectedSimRootSourceNode_behav" value="work.topFour" type="process"/>
<property name="PROP_AutoTop" value="true" type="design"/>
<property name="PROP_DevFamily" value="Spartan3" type="design"/>
<property name="PROP_DevDevice" value="xc3s200" type="design"/>
<property name="PROP_DevFamilyPMName" value="spartan3" type="design"/>
<property name="PROP_ISimSimulationRunTime_behav_tb" value="200 ns" type="process"/>
<property name="PROP_DevPackage" value="ft256" type="design"/>
<property name="PROP_Synthesis_Tool" value="XST (VHDL/Verilog)" type="design"/>
<property name="PROP_DevSpeed" value="-4" type="design"/>
<property name="PROP_PreferredLanguage" value="VHDL" type="design"/>
<property name="FILE_SCHEMATIC" value="2" type="source"/>
<property name="FILE_VERILOG" value="4" type="source"/>
</section>
</application>
</document>